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Abstract—this paper describes a circuit allowing 
accurate detection of the continuous (CCM) and 
discontinuous (DCM) conduction mode boundary. It is 
suitable namely for very low power integrated DC/DC 
converters such as the buck or boost. The zero power 
consumption of this critical block enables to greatly 
improve the light load power efficiency, and minimize the 
silicon area. Detection uses a time shift of the power-stage 
output voltage, which depends on the inductor current 
value and its polarity. Detector circuit is realized with a 
digital latch comparator containing only a few digital gates. 
The paper contains description of the method, example of 
circuit implementation, and post-layout simulation of 
integrated detector in 0.13μm CMOS technology, allowing 
to obtain several mA detection accuracy.       
Keywords—CCM/DCM boundary detection, pulse-
skipping, DC/DC converter low-power mode, zero valley 
current detection, synchronous rectifier.  
I.  INTRODUCTION  
Typical switched-mode DC/DC converter such as 
buck (step-down) or boost (step-up) handle a wide range 
of load current ILOAD. Compared to linear regulators 
(LDO), switches mode converters offer high power 
efficiency in a wide output current range. The efficiency 
η is mainly determined by the power loss PLOSS, being 
typically expressed as a sum of ohmic and dynamic 
contributions R·I 
2 and CV 
2fSW [1, 2]: 
 2 2LOSS L DD SWP R I CV f     (1) 
In this equation, R corresponds to an average 
resistance in the inductor current path, and C to the sum 
of capacitors periodically charged-discharged to the 
power supply voltage VDD with switching frequency fSW 
[2]. Typically, power loss at high current is dominated by 
the ohmic power R·I 2, whereas power loss at light load is 
dominated by the constant dynamic (switching) power 
CV 2fSW.  
In order to decrease the dissipated power PLOSS, 
power efficiency η for high output current is improved by 
the low RON and ESR of the power transistors and 
inductor, respectively. The middle output power 
efficiency can be optimized e.g. by the dynamic adjusting 
of the segmented power stage size such as [2] or [3]. At 
light load operation, low power modes such as pulse-
skipping (PSK), pulse-frequency modulation (PFM) or 
burst-mode are used [1], [4]. These modes also avoid 
CCM operation with negative inductor current IL < 0.  
 
Fig. 1. Details of inductor current IL and output voltage VLX of the 
buck-converter power stage shown in Fig. 2 [5]. 
Consequently, transition between CCM/DCM is 
defined by the zero valley inductor current IL(VALLEY) [1]. 
An example of the transition between positive and 
negative IL(VALLEY) is shown in Fig. 1.  
Due to the inductor current ripple ΔIL depending on 
inductor value L, power-supply voltage VDD, output 
voltage VOUT, and switching frequency fSW, the zero 
valley-current is difficult to predict from the operating 
point of the DC/DC converter. Therefore, circuits 
allowing measure the polarity of the inductor-current was 
developed in the past. These circuits can be divided in 
two categories [5]: 
a) Zero current crossing detectors (ZCD): 
provide fast (immediate) information, that inductor 
current crosses the zero value during the NMOS 
conduction phase. This detector allows to realize 
synchronous rectification [6].  
b) Negative IL valley current detectors: measure 
(sample) the inductor current polarity at the end of 
NMOS conduction cycle and provide the information 
afterwards (circuit labeled here as CCM/DCM boundary 
detector). These circuits do not require fast detection [8].   
Typically, circuits for ZCD or CCM/DCM boundary 
detection measure the polarity of the power mosfet drain-
source voltage VDS = IL·RDS(on). However low on-
resistance RDS(ON) along with nearly zero IL(VALLEY) yield 
very low (several millivolts) useful voltages VDS. 
Consequently detection of this very low voltage requires 
accurate and (in case of ZCD) fast comparator, which 
presents the most sensitive element of the DC/DC 
converters [5].  
This paper presents CCM/DCM boundary detector 
initially presented in [7], and based on the time property 
of the output switching voltage VLX. This allows to 
provide detection insensitive to RDS(ON). The detector is 
described in section II. Section III describes the 
implementation in CMOS, whereas the post-layout 
simulations of the detector are shown in section IV. 
II. TIME DOMAIN CCM/DCM BOUNDARY DETECTOR 
The operation of the detector is described on 
example of the buck converter power stage shown in 
Fig. 2. This power stage contains an input PWM signal 
CMD_MOS, a dead time generator (anti shoot-through 
circuit), power transistors, and output LC filter.  
Fig. 2. Step-down converter power stage with output LC filter [5]. 
 
As shown in Fig. 1, switching cycle of VLX voltage 
consists of: 
1) NMOS conduction, where VLX is low and present 
small decrease due to the triangural inductor current 
ripple, 
2) non-overlapping (high output impedance) phase, 
where both transistors are off and the PMOS or 
NMOS transistor substrate diodes can enter in 
conduction.  
3) PMOS (high-side transistor) conduction, where VLX 
is close to VDD and decrease with time due to the 
triangural inductor current ripple. 
As shown in Fig. 1, the minimum (valley) inductor 
current appears during the transition between NMOS 
and PMOS conduction. This transition is shown in detail 
by idealized simulation in Fig. 3. This figure shows the 
non-overlapping gate voltages G_NMOS, G_PMOS, 
and also the transition of VLX for three values of 
IL(VALLEY).  
The transition between NMOS  PMOS conduction 
starts with opening the bottom NMOS switch. The 
power stage enters into high impedance, and VLX is 
maintained by the parasitic capacitance CLX. Upon the 
polarity of the valley inductor current, the parasitic 
capacitor CLX is i) charged to negative voltage if IL > 0, 
ii) remain unchanged for IL = 0, or iii) is charging to 
positive voltage if inductor current is negative. 
 
Fig. 3. Idealized VLX voltage GND  VDD transition during the non-
overlapping phase as function of the value IL(VALLEY). 
The voltage change ∆VLX accumulated during tnovl 
creates a time delay ∆t at the opening of the high-side 
PMOS transistor. This delay is used for the valley 
current polarity detection. 
A. Analysis of VLX Voltage transition from GND to VDD 
As previously mentioned, VLX voltage have different 
behavior depending on the polarity of IL(VALLEY) during 
the non-overlapping phase (i.e. when IL(VALLEY) the 
power stage is at high impedance). 
The unwanted (DCM) scenario with IL < 0 (inductor 
current enters into VLX node) results in CLX being 
charged to positive voltage. As shown in previous Fig. 3 
and detailed in Fig. 4, VLX increases with positive slope1. 
Compared to this, zero value of IL(VALLEY) keeps VLX 
constant. Positive IL(VALLEY) > 0 (required in CCM), 
charge CLX to negative voltage up to the opening of 
NMOS substrate diode (VF ≈ −0.6V). 
 
Fig. 4. Demonstration of time shift of VLX voltages for zero and 
negative IL. 
The value of slope1 can be estimated from IL(VALLEY), 
and parasitic capacitance CLX. This capacitance is 
approximately given by the overlap and drain junction 
capacitances: 
                 LX OX D P L j P LC C L W W C W W      (2) 
where COX is oxide capacitance per unit area, LD drain 
overlap (lateral diffusion) length, and Cj total junction 
capacitance. For example, CLX reach ~100pF for 1A 
power stage, and is therefore dominant compared to 
other (bounding or PCB) capacitances. Slope1 can be 
then expressed as: 
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At the beginning of PMOS conduction phase, VLX 
voltage starts immediately raise with very high slope2. 
We can see that slope2 >> slope1 (Fig. 3-5). Due to this 
very high slew-rate, it is difficult to determine its exact 
value. However, we can consider that slope2 is 
independent on IL(VALLEY). This assumption has been 
verified by measurements shown in Fig. 5, provided on 
integrated 0.13μm CMOS 1000mA buck converter. 
Due to the positive offset ∆VLX created during the 
non-overlapping phase with negative (unwanted) valley 
current IL Fig. 4, VLX voltage has small time advance 
compared to the zero-current (reference) characteristic. 
This voltage shift ΔVLX can be expressed as: 
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Fig. 5. Measured VLX voltage transition during the non-overlapping 
phase as function of the valley inductor current IL(VALLEY) [7]. 
 
The time advance Δt can be expressed as a function of 
slope2: 
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The time delay Δt is in order of hundredth of 
picoseconds and can be detected by a digital circuit 
described in the following.  
III. IMPLEMENTATION OF DETECTION CIRCUIT 
The time domain CCM/DCM boundary detector [7] 
used for step-down DC/DC converter is shown in Fig. 6. 
This circuit includes main power stage, auxiliary (very 
small) reference power stage, blocks of programmable 
delay, asymmetrical inverters, and digital (latch) R−S 
comparator.  
In order to realize the detection of ∆t, reference signal 
VLX(AUX) should be created. While the main power stage 
delivers output current IL, the auxiliary power stage is 
open-ended and provide IOUT = 0. The behavior of 
VLX(AUX) corresponds to VLX for IL(VALLEY) ≈ 0. This 
provide a required reference signal for the digital latch R-
S comparator.  
A. Digital R−S Comparator 
The R−S digital (latch) comparator [9] operates as 
follow: during NMOS condition, both VLX and VLX(AUX) 
are at low (~GND). R−S flip-flop is in forbidden 
(undefined) state, and the output OUT is high. During 
tnovl, VLX evolve upon polarity of IL(VALLEY), whereas 
VLX(AUX) remain unchanged (~0V). Switch-on event of 
the PMOS transistor make simultaneously rise VLX and 
VLX(AUX) with identical slope2. If VLX reach comparator 
threshold before VLX(AUX), output OUT switches to low. 
This signify, that IL(VALLEY) < 0, and DC/DC converter is 
preferably to be used in low-frequency (pulse skipping) 
mode. On the contrary, when VLX reach comparator 
threshold after VLX(AUX), output OUT remain high during 
whole PMOS conduction. This signify that IL(VALLEY) > 0, 
what is advantageous for maintaining CCM.  
As shown in Fig. 5, time delay ∆t is very small. Its 
detection is therefore difficult. More specifically, ∆t 
reach roughly several hundreds of picoseconds. Accurate 
handling of such very fast signals requires very good 
matching of VLX and VLX(AUX) signal paths. However, this 
is difficult in practice, namely due to usually very large 
power transistors. On this account, programmable delays 
τ1 and τ2 of approximately 0 to 1ns were added. These 
delays allow to compensate the layout mismatch, and 
also to adjust (calibrate) the detector accuracy. Moreover 
these delays help to avoid a negative ∆t for IL(VALLEY) = 0, 
which can render impossible the detection. Variable 
delays are made of programmable cascaded inverters, 
and it is assumed, that one particular calibration will be 
valid for all realized converters.  
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Fig. 6. CCM/DCM boundary detector with buck convertor power stage. Variant for boost converter use NAND gates in R−S latch comparator. 
B. Assymetrical Inverters 
Generally, CMOS logic cells provide switching point 
approximately VDD/2. However, as shown in measured 
characteristic Fig. 5, decrease of the switching point 
voltage can be advantageous. This allows to increase the 
time delay ∆t, and thus increase the reliability of 
detection.  Lowering the switching point can be obtained 
by use asymmetrical inverters (skewed gates) [10]. This 
can be realized e.g. by enlarge NMOS transistor channel 
width W as: 
 N P
NMOS PMOS
W W
L L
             (6) 
where μN,P are the electron/hole mobility. Employing this 
condition allows to reach the switching point close to VTH. 
In order to provide switching point voltages equal for VLX 
and VLX(AUX), both asymmetrical inverters from Fig. 6 
should be matched.  
IV. SIMULATED RESULTS INTEGRATED CONVERTER 
The step-down DC/DC converter designed for IOUT(max) = 
1A was layouted in 130nm 5V CMOS. The results 
obtained by the post-layout simulation allowed to verify 
the operations of the described detector in wide operating 
range. An example of the post-layout (extracted) 
simulated response is shown in Fig. 7. Here, DC/DC 
converter was operated in forced CCM, while the load 
current was linearly increasing. The detector generates 
output signals “low” for negative valley inductor current, 
as described in section III. 
Fig. 7. Example of the detector output voltage for dc-dc convertor 
operated in CCM and linearly increasing load current. 
TABLE I.    
 RESULT OF POST-LAYOUT SIMULATION OF 1AMPS CONVERTER 
LAYOUTED IN 0.13μm CMOS (L = 1μH, fSW = 3.2MHz, α = 0.0001). 
VDD (V) VREF (V) Temp (°C) ITH  (mA) 
3.6 0.6 -25 -11.5 
2.5 0.6 -25 -6.5 
4.8 0.6 -25 -20.6 
3.6 1.8 -25 -14.6 
2.5 1.8 -25 -9.0 
4.8 1.8 -25 -19.0 
3.6 0.6 125 -12.3 
2.5 0.6 125 -6.1 
4.8 0.6 125 -15.5 
3.6 1.8 125 -12.3 
2.5 1.8 125 -9.5 
 
Fig. 8. Layout of the CCM/DCM detector in 0.13µm CMOS. 
 
Tab. I shows values of the detection threshold ITH. The 
accuracy of ITH was verified in wide operation range, 
what allows to demonstrate the reliability of the detection 
method.    
CONCLUSION 
Presented paper describes practical realization of the 
CCM/DCM boundary detector, exploiting the time-
property of VLX voltage. Thanks to the quasi-digital 
implementation, it achieves zero static power 
consumption, and require very small integration surface. 
This makes this detector a key element of the ultra-low 
power and high efficiency DC/DC converter. Future 
work aims the measurements of integrated detector and 
elaboration of reliable automatic mode selection (AMS) 
algorithm. 
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